For coding problems write the code to have no compile, simul…

For coding problems write the code to have no compile, simulation, or synthesis errors. Declare all variables. Write your code in Verilog or System Verilog. Write your code with good organization. If you have blocks indent them for full credit. Your answer must be complete and clear. If you use System Verilog clearly state you are using it for credit. Your code should be efficient, succinct (about the minimum number of lines). Do not use compiler directives, and if you don’t know how to do that don’t worry about it. a) Write a half adder module named HA that adds single bit input A and B and places this in output S. The carry out should be named Cout.  Remember that S = A^B, and Cout is true if both A and B are true.   b) Write a positive edge triggered JK flipflop named JKff. You need inputs J, K, and clk, and output Q. Use only these inputs and outputs in your solution. Remember that the JK is like the SR flipflop (J is similar to S, K is similar to R) except that it toggles output Q when J and K are both true. Where J=K=true Q*=Q’ rather than being a don’t care. For full credit, the solution must use a fully simplified Boolean expression for Q. Note there is a SR flipflop table in the cheat sheet which may help. Remember Q is both the output (we call this Q* for Q later in time) and an input (this is the current Q). Hints: The solution should use an always with sensitivity to the positive edge of the clock clk.
Continue reading “For coding problems write the code to have no compile, simul…”…