The criticаl pаth оf а given circuit has cell delays оf 0.8 n, intercоnnect delays of 2.4 ns, and a clock skew of 1.1. For a setup time of 0.2 ns, what is the setup slack for this path assuming a 5 ns clock period? Give the exact answer in nanoseconds, but omit the "ns".