A state transition diagram for a finite state machine is giv…
A state transition diagram for a finite state machine is given. The clock input is 100 MHz. Suppose the FSM is currently in state S1 and the inputs are AB = 11. What will the state be after the next clock edge? What will the output be?