When creating a DMA interface to read from a DRAM with a max…
When creating a DMA interface to read from a DRAM with a maximum latency of 20 cycles, what is the maximum programmable-full threshold of a 256-element FIFO to ensure no data gets lost? Note that the threshold corresponds to the number of elements currently in the FIFO.