How many total flip-flops will be synthesized for the follow…
How many total flip-flops will be synthesized for the following delay module? Assume WIDTH=8. module delay_nonblocking #(parameter WIDTH = 8) ( input logic clk, input logic in, output logic out ); logic r1, r2, r3, r4, r5; always_ff @(posedge clk) begin r1