Suppose we have a direct mapped byte addressable cache of si…
Suppose we have a direct mapped byte addressable cache of size 64 byte. The cache access pattern is the following: 0, 3, 4, 5, 8, 0, 4, 8. What is the miss rate when block size is 2 bytes?