Consider the following instruction breakdown that decomposes…
Consider the following instruction breakdown that decomposes an instruction into 4 parts: OPCODE DST SRC IMM OPCODE specifies the OPeration’s CODE.DST specifies a DeSTination register.SRC specifies a SouRCe register.IMM specifies a 2’s complement value (that’s IMMediately available as part of the instruction). Assume the architecture has 30-bit instructions, 18 opcodes, and 23 registers. A.) What is the minimum number of bits required to represent an OPCODE? B.) What is the minimum number of bits required to represent a register? C.) What is the maximum number of bits that can be used to represent the IMM value? D.) What is the largest positive value in base 10 that can represented by the IMM value?